

100




FIG. 1

200




FIG 2

IC Netlist Builder Program 300

User Interface Module 310

Paramter Application Module 320

Expert System Module 330

Chip Level Netlist Generation Module 340

Verification Module 350

FIG 3

```

proc do_timers{ }
{
    if { $ { :: VPB0.TIMERS_numelements } > 0 } {
        set DSGN_PARAM "timer -tsize 32 -psize 32 -pcons '0' -pdmax 1 -nmr
NMR -extm Y_N_MASK -nc r NCR -t 2 -areset 2 -0 TIMERNAME"
        set i 0
        while { $ { :: VPB0.TIMERS_numelements } > $i } {
            set DSGN_PARAM_COPY $DSGN_PARAM
            #-- if we have only one timer we make sure
            #-- that we do not use index elements
            if { $ { :: VPB0.TIMERS_numelements } == 1 } {
                set devicename "timer"
                set tmpstr ""
            } else {
                set devicename "timer$i"
                set tmpstr "$i"
            }
        }
    }
}

```

FIG 4A

```

regsub -all "NMR" $DSGN_PARAM_COPY [set
::VPB0.TIMERS$i.NUM_MATCH] DSGN_PARAM_COPY
regsub -all "Y_N_MASK" $DSGN_PARAM_COPY [set
::VPB0.TIMERS$i.MATCH_INT] DSGN_PARAM_CO

```

PY

```

regsub -all "NMR" $DSGN_PARAM_COPY [set ::VPB0.TIMERS$i.NCR]
DSGN_PARAM_COPY
regsub -all "TIMERNAME" $DSGN_PARAM_COPY $ (devicename)
DSGN_PARAM_COPY

```

FIG 4B

```

lappend : : library_list "library $ { devicename } _lib; \nuse
${devicename}_lib.$(devicename)_pkg.all; \n"
lappend: : vpb_dev_name $ { devicename }
lappend: : gate_count [list - n "Timer $i " -g 6135 -sg " " -t Sy ]

```

FIG 4C

```

lappened : : sgnl_name "VPB Timer $devicename"
lappened : : sgnl_name "tmr$ {tmpstr}_pause | 1 | 1 "
lappened : : clk_dst_name "ct_tmr${devicename}_pclk | ck_nbclk"
set iinfo ""
lappened iinfo "u_tmr$tmpstr | timer$tmpstr | VPB Timer $tmpstr"
lappened iinfo "pclk | ct_tmr$ {tmpstr}_pclk | VPB Bus Clock"
lappened iinfo "pstb | pstb | VPB Peripheral Strobe "
lappened iinfo "psel | psel_tmr${tmpstr} | VPB Peripheral Select"
lappened iinfo "pwrite | pwrite | VPB Peripheral Write"
lappened iinfo "pd | pd | VPB Data Bus (31:0)"
if { [set : : VPB0.TIMERSS$i.NCR] > 0 } {
    lappend : : assign_list "Tie off capture Inputs "
    lappend : : assign_list "tmr$ {tmr$(tmpstr)_capture | (expr (($ : : LANGUAGE) ==
(LANG_VHDL)) ? { (others => logic_01) : { logic_0 } } "
    lappend iinfo "capture | tmr${(tmpstr)_capture} | Timer Capture Signals"
    lappened : : sgnl_name "tmr$ {tmpstr}_capture | set : : VPB0.TIMERSS$i.NCR] !"
}
if { [set : : VPB0.TIMERSS$i.NUM_MATCH] > 0 } {
    lappened iinfo "nint | tmr$(tmpstr)_int | Timer Interrupt, Active Low"
    lappened : : intr_src "${devicename}_nint"
}
it { [set : : VPB0.TIMERSS$i.NCR] > 0 // [set : : VPB0.TIMERSS$i.NUM_MATCH] > 0 } {
    lappened iinfo "pnres / ct_tmr$(tmpstr)_pures | VPB Asynchronous Timer Reset"
    lappened iinfo "pa | pa(5 downto 0) | VPB Address Bus (5:0)"
    lappened : : rst_dst_name "rs_tmr$(tmpstr)_pnres | cg_nbclk"
} else {
    lappened iinfo "pa | pa(4 downto 0) | VPB Address Bus (5:0)"
}
lappend iinfo "pause | tmr$(tmpstr)_pause | Timer Pause"
lappend : : assign_list "Tie off pause Inputs "
lappend : : assign_list "tmr$(tmpstr)_pause | logic_0"
# - - Based on the number of match outputs, we create interrupt sources
if {[set : : VPB0.TIMERSS$i.MATCH_INT] == 1} {
    set j 0
    while { [set : : VPB0.TIMERSS$i.NUM_MATCH] > $j } {
        lappend : : intr_src "${devicename}_m$j"
        lappend iinfo "m$j | tmr${(tmpstr)_m$j} | Timer $tmpstr External Match $j Output

        incr j
    }
}
lappend iinfo "scantestmode | scantestmode | Scan Test Mode"
lappend : : inst_list $iinfo

```

FIG 5

```

proc create_chipcore {} {
    set ccfid [open "$::WORK_DIR/$::COMPONENTNAME/chip/top/chipcore.v"
"a"]
# Module and port type declaration has already been written by padring.tcl
    foreach elem $::sgnl_name {
        regsub {[/t]} $elem {} elem
        set selem [split $elem "/" ]
        switch [llength $selem] {
            1 { puts $ccfid "$ { : : comment} [string trim [lindex $selem 0]]" }
            2 { set swidth [lindex $selem 1]; puts $ccfid [format " wire %7s %s" [expr
($swi
dth= = 1) ? {} : {\[ expr $swidth-1 ]\0\}]] "string trim [lindex $selem 0]] ;" ] }
            3 { set swidth [lindex $selem 1]; puts $ccfid [format " wire %7s %-40s $ { : :
comme
nt) %s" [expr ($swidth= = 1) ? {} : {\[ [ expr $swidth- 1 ]\0\}]] "string trim [lindex $selem
0]] ;" [strin
g trim [lindex $selem 2]] ] }
        }
    }
}

```

FIG 6A

```

    puts $ccfid "$ { : : comment} Reset and Clock signals"
    foreach elem [concat $::rst_dst_name $::clk_dst_name] {

        set selem [split $elem "/" ]
        puts $ccfid [ccfid [format " wire          %s; " [string trim [lindex $selem 0]] ] ]
    }
    puts $ccfid "\n[string repeat $::comment 30]"
    puts $ccfid "$ { : : comment Assign statements"
    puts $ccfid "\n[string repeat $::comment 30] \n"

```

FIG 6B

```

# Based on the assign_list, generate the HDL assign statements as required.
    foreach elem $::assign_list {
        regsub {[ /\t]} $elem {} elem
        set aelem [split $elem "/" ]
        if { [llength $aelem]==1 } {
            puts $ccfid "$ { : : comment} [lindex $aelem 0]"
        } else {
            if { {$::LANGUAGE}=="LANG_VHDL" } {
                puts $ccfid [format " %15s <= %s; " [string trim [lindex $aelem 0]]
[string trim [lindex $aelem 1]]]
            } else {
                puts $ccfid [format " assign %15s = %s; " [string trim [lindex
$aelem 0]] [string trim [lindex $aelem 1]]]
            }
        }
    }
}

```

FIG 6C

```

proc create_chipcore {} {
    set ccfid [open "$ :: WORK_DIR/ S :: COMPONENTNAME/chip/top/chipcore.v"
"a"]

# Module and port type declaration has already been written by pading.tcl

# Based on the sgnl_name list, which contains all the internal signals
# that must be generated for proper connectivity, create the actual
# VHDL or Verilog code that will perform that task.
    foreach elem $ :: sgnl_name {

        foreach iinfo $ :: inst_list {
            set first 1
            set istr ""
            foreach pmap $iinfo {
                regsub -all { [ \t ] * \ / [ \t ] * } $pmap { / } pmap
                set pelem [split $pmap { / }]
                if { $first } {
                    set first 0
                    append istr "\n${ :: comment} (string repeat $ :: comment} 37] \n"
                    append istr "${ :: comment} [lindex $pelem 2]\n"
                    append istr "${ :: comment} (string repeat S :: comment} 37] \n"
                    append istr " [lindex $pelem 1 ] [lindex $pelem 0] (\n"
                } else {
                    set formal [lindex $pelem 0]
                    set actual [lindex $pelem 1]
                    if { ${ :: LANGUAGE} == "LANG_VERILOG" } {
                        regsub -all { \ ( } $actual { [ ] } actual
                        regsub -all { \ ( } $actual { } } actual
                        regsub { open } $actual { } actual
                        regsub - all "downto " $actual ":" actual
                        regsub { \ ( } $formal { [ ] } formal
                        regsub { \ ) } $formal { } } formal
                        regsub "downto " $formal ":" formal
                    }
                    append istr " . $formal ($actual) , \n"
                }
            }
            regsub { , \n$ } $istr " ) ; " istr
            puts $ccfid $istr
        }
        puts $ccfid "\n\nendmodule \n"
    }
}

```

FIG 7

M Local Chip Builder		
<u>F</u> ile 811	<u>E</u> dit 812	813 <u>H</u> elp
ASB Devices: 820	Edit 841	Parameterize ASB Devices 871
VPB Devices: 821	Edit 842	
System Resources: 823	Edit 843	
Deliverables Option: 822	Edit 844	
User IOs: 824	Edit/Delete/New 845	
Component Name/Output File (no ext): 825	cbbiic 831	
Compile 851	Evaluate 852	Close 853

Fig 8



Slaves		910
External SDRAM Interface		
920		
<div>No<div>921</div></div>		<div>Yes<div>922</div></div>
External Device Width		
930		
<div>32 Bits<div>931</div></div>	<div>16 Bits<div>932</div></div>	<div>8 Bits<div>933</div></div> <div>Programmable<div>934</div></div>
Address Range:		
940		
<div>Defined</div>	<div>Statically</div>	<div>952</div> <div>Dynamically</div> <div>953</div>
<div>Starting Address</div>	<div>0xd000000</div>	<div>971</div>
<div>Ending Address</div>	<div>0xffffffff</div>	<div>972</div>
<div>Close</div>	<div>981</div>	<div>Help</div> <div>982</div>

Fig 9


		vpb0	1005
VPB Based Watchdog Timer Parameters	1010	<input type="button" value="Edit"/>	
VPB Based Timer Parameters	1011	<input type="button" value="Edit/Delete/New"/>	
VPB Based UART/IrDA Parameters	1012	<input type="button" value="Edit/Delete/New"/>	
VPB Based I2C Parameters	1013	<input type="button" value="Edit"/>	
VPB Based USB Device Parameters	1014	<input type="button" value="Edit"/>	
VPB Based GPIO Parameters	1015	<input type="button" value="Edit"/>	
VPB Based RTC Parameters	1016	<input type="button" value="Edit"/>	
VPB Based BBRAM Parameters	1017	<input type="button" value="Edit"/>	
VPB Based Interrupt Controller Parameters	1018	<input type="button" value="Edit"/>	
Security Blocks:		1019	
VPB Based Random Number Generator Parameters:		<input type="button" value="Edit/Delete/New"/>	
VPB Based Exponentiator Parameters		<input type="button" value="Edit/Delete/New"/>	
User Defined Config Register Groups	1020	<input type="button" value="Edit/Delete/New"/>	
VPB User Block Interface Parameters	1021	<input type="button" value="Edit/Delete/New"/>	
<input type="button" value="Close"/>		1022	
<input type="button" value="Help"/>		1023	

Fig 10


	timers	1110
<div style="display: flex; justify-content: space-between;"> <div> vpb0.timers0  vpb0.timers1  vpb0.timers2  vpb0.timers3 </div> <div style="text-align: right;">1120</div> </div>		
<div style="display: flex; justify-content: space-around;"> <div style="border: 1px solid black; padding: 2px 10px;">Edit 1131</div> <div style="border: 1px solid black; padding: 2px 10px;">Delete 1132</div> <div style="border: 1px solid black; padding: 2px 10px;">New 1133</div> <div style="border: 1px solid black; padding: 2px 10px;">Help 1134</div> </div>		

FIG 11




	Device Description	1210
<div style="display: flex; justify-content: space-between;"> <div> Number of Capture Registers?  1231 </div> <div style="border: 1px solid black; padding: 2px 10px;">Edit/Delete/New 1251</div> </div>		
<div style="display: flex; justify-content: space-between;"> <div> Number of Match Registers?  1232 </div> <div style="border: 1px solid black; padding: 2px 10px;">Edit/Delete/New 1252</div> </div>		
<div style="display: flex; justify-content: space-between;"> <div> Match Registers Generate Interrupt?  1233 </div> <div style="display: flex; align-items: center;"> <div style="text-align: center;">  <input type="checkbox"/> No  1253 </div> <div style="text-align: center;">  <input type="checkbox"/> Yes  1254 </div> </div> </div>		
<div style="display: flex; justify-content: space-around;"> <div style="border: 1px solid black; padding: 2px 10px;">Close 1240</div> <div style="border: 1px solid black; padding: 2px 10px;">Help 1241</div> </div>		

Fig 12

Device Description

1310

1320

Include a GPIO Device?

1321

No

1322

Yes

Number of Input only GPIO Bits

1323

3

Number of Bidirectional GPIO Bits

1324

8

Number of Output Only GPIO Bits

1325

0

External Interrupts Through

1330

No

Yes

Number of External Interrupts

1333

2

Pin Muxing

1340

1341

No Multiplexing, Pin Out to External Pins

Multiplex, Pin Out as Mian Interface

Multiplexed, Do Not Pin Out

Close

1351

Help

1352

Fig 13

Device Description						1410
Reporting: 1421	Chip IOs: 1422	Close 1423				
Name 1431	Type 1432	Width 1433	Pad Type 1434	Multiplexing 1435	Comment 1436	
tck	input	1	pc3d01		Test Interface Clock	
tms	input	1	pc3d01		Test Mode Select	
tdi	input	1	pc3d01		Test Data Input	
tdo	output	1	pc3d01		Test Data Output	
trst_n	input	1	pc3d01		Test Reset Input	
extern	input	1	pc3d01		ernal Input for conditonal br	
rangeout	output	1	pc3d01		ARM rangeout Output	
flash_we_n	output	1	pc3d01		SDC flash Write Enable	
flash_we_n	output	1	pc3d01		SDC flash Output Enable	
flash_we_n	output	2	pc3d01		SDC flash Chip Select	
sram_we_n	output	1	pc3d01		SDC sram Write Enable	
sram_we_n	output	1	pc3d01		SDC sram Output Enable	
sram_we_n	output	2	pc3d01		SDC sram Chip Select	
ebiu_xa	output	19	pc3d01		EBIU ebiu External Address	
Total Ins		5				
Total Outs		29				
Total Inouts		0				
Total IOs		34				
Total Pwrs		0	(Required PLLS, Clocks)			
Total Ring Pwrs		10	(Estimated 1pair per 8IO)			
Total Core Pwrs		10	(Est. 1pair per 50k gate)			
Total Pins		54	(Estimated)			

Fig 14




FIG. 15

1600




FIG 16




FIG 16